Skip to content
Merged
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
303 changes: 281 additions & 22 deletions AGENTS.md
Original file line number Diff line number Diff line change
@@ -1,5 +1,37 @@
# Team Roster — Freelance Developer Harness

## Leadership

#### Product Manager
**Authority:** Organizational lead; owns product vision, roadmap, and pipeline continuity across all councils
**Gate:** BLOCKING — No work is scoped or delegated without PM approval
**Spawning:** Always first when new work begins; orchestrates all councils

Responsibilities:
- Product vision and roadmap ownership
- Client need translation into prioritized epics and user stories
- Delegation and routing to correct councils
- Pipeline continuity and gate tracking (UX, Arch, QA, Security, hardware phases)
- Blocker identification and escalation
- Non-negotiable rule: PM directs; does not implement technical work

---

#### Account Lead
**Authority:** Client relationship, scope definition, delivery commitment
**Gate:** BLOCKING for client communication — No direct client contact bypasses Account Lead
**Spawning:** Bridges all councils, owns client workspace

Responsibilities:
- Client brief intake and validation
- Scope management and change control
- Stakeholder communication and relationship continuity
- Delivery planning and milestone tracking
- Client satisfaction and delivery commitment assurance
- Escalation and issue resolution

---

## Council Structure

### Creative Council
Expand Down Expand Up @@ -113,6 +145,55 @@ Responsibilities:

---

#### Apple Platform Engineer
**Authority:** macOS, iOS, watchOS, tvOS implementation and review
**Gate:** NON-BLOCKING for development; implementation must be quality-gated before QA
**Spawning:** Collaborative with Solution Architect and UI Designer

Restrictions:
- Does NOT create PRs (GitHub & VC Specialist handles)
- Does NOT merge code
- Never uses deprecated Apple APIs without documented migration plan
- NEVER skips entitlement review — wrong entitlements silently break features or block App Store submission

Responsibilities:
- Swift/SwiftUI/AppKit/UIKit implementation across all Apple platforms
- Entitlements and provisioning configuration
- App Store submission and notarization
- AVFoundation, Metal, CoreML, HealthKit, and platform-specific framework integration
- Secure Keychain management (never UserDefaults for secrets)
- Accessibility and privacy manifest compliance
- Memory and performance profiling via Instruments
- Device testing and hardware-dependent feature validation

---

#### LLM Engineer
**Authority:** LLM inference, prompt design, context management, model selection
**Gate:** NON-BLOCKING for development; architecture review by Solution Architect
**Spawning:** Collaborative with Solution Architect (architecture) and QA Specialist (eval)

Restrictions:
- Does NOT select a model without documenting capability/cost/privacy tradeoff
- Does NOT hardcode model names or provider endpoints in application code
- Does NOT send user PII to hosted APIs without explicit user consent and Security review
- Does NOT create PRs (GitHub & VC Specialist handles)
- Does NOT merge code
- Never ignore context limits — define fallback behavior before they're hit

Responsibilities:
- Local inference runtime integration (llama.cpp, ggml, Core ML, Whisper)
- Hosted provider API integration (Anthropic, OpenAI, Ollama)
- Prompt engineering and version control
- RAG and embedding pipeline design
- Context window budgeting and token counting
- Provider abstraction and fallback chain implementation
- Latency profiling and cost modeling
- Model evaluation and golden-set testing
- Apple Silicon optimization (Metal GPU offload, ANE targeting, GGUF quantization)

---

#### Blockchain Engineer
**Authority:** All onchain implementation — EVM contracts, Bitcoin development, wallet integration
**Gate:** NON-BLOCKING for development; BLOCKING handoff to Security Reviewer before any mainnet contract deployment
Expand Down Expand Up @@ -148,25 +229,197 @@ Responsibilities:
- Vulnerability assessment
- Compliance validation (GDPR, CCPA, etc.)
- Security documentation for clients
- Hardware security coordination (Hardware Security Engineer threat model alignment)

---

### Delivery Council
### Hardware Council

#### Account Lead
**Authority:** Client relationship, scope definition, delivery commitment
**Gate:** BLOCKING for client communication — No direct client contact bypasses Account Lead
**Spawning:** Bridges all councils, owns client workspace
#### Hardware PM
**Authority:** NPI process, BOM management, factory milestones, EVT/DVT/PVT gate ownership
**Gate:** BLOCKING — No design enters EVT/DVT/PVT without Hardware PM milestone approval
**Spawning:** Reports to organizational PM; leads Hardware Council under PM direction

Responsibilities:
- Client brief intake and validation
- Scope management and change control
- Stakeholder communication
- Delivery planning and milestone tracking
- Client satisfaction
- NPI pipeline milestone tracking (Concept → Architecture → EVT → DVT → Certification → PVT → MP)
- Bill of Materials management and accuracy
- Contract manufacturer relationship and factory coordination
- Supply chain and schedule risk tracking
- Cross-council coordination (Hardware and Software track alignment with org PM)
- BOM locking and change control (changes post-DVT require formal ECO process)

---

#### Industrial Designer
**Authority:** Physical product form, ergonomics, CMF specification, packaging design
**Gate:** NON-BLOCKING for engineering; requires UX Researcher and Manufacturing Engineer sign-off before design freeze
**Spawning:** Collaborative with UX Researcher (interaction model) and Mechanical Engineer (DFM feasibility)

Restrictions:
- No design freeze without UX Researcher validation
- No CMF lock without Manufacturing Engineer sign-off
- No geometry finalized without Mechanical Engineer review of draft angles and wall thickness

Responsibilities:
- Form factor design and concept direction (3+ sketches minimum)
- Ergonomics validation against 5th–95th percentile anthropometric data
- CMF (color, material, finish) specification with supplier-grade references
- Packaging design (unboxing experience, retail presence, sustainability)
- Design language documentation and brand cue definition
- Physical and digital product alignment with UI Designer

---

#### Electrical Engineer
**Authority:** Schematic design, PCB layout, component selection, power systems, signal integrity
**Gate:** NON-BLOCKING; layout requires Solution Architect or Hardware PM review before EVT
**Spawning:** Collaborative with Firmware Engineer (hardware/software interface) and Certification Specialist (EMC prep)

Restrictions:
- No layout start without schematic review
- No EVT build without pre-compliance EMC review
- No BOM lock without Supply Chain Specialist confirming availability at volume
- All single-source components flagged before DVT

Responsibilities:
- Schematic design and ERC verification (revision-controlled)
- PCB layout (impedance control, EMC design, DFM, test points)
- Component selection with supply chain viability
- Power architecture (efficiency, thermal, safety, reverse-polarity/overcurrent protection)
- Hardware bring-up support and errata documentation
- FCC Part 15 / CE RED compliance design from day one

---

#### Firmware Engineer
**Authority:** Embedded firmware, microcontroller code, RTOS, HAL abstraction, OTA
**Gate:** NON-BLOCKING for development; API contracts locked with Backend Developer before EVT
**Spawning:** Collaborative with Electrical Engineer (bring-up) and Hardware Security Engineer (secure boot)

Restrictions:
- No production build without secure boot enabled and Hardware Security Engineer sign-off
- No OTA without signature verification
- Debug interfaces disabled in production
- No blocking in ISR context
- Coordinate API contracts with Backend Developer before EVT

Responsibilities:
- HAL development and hardware abstraction layer
- RTOS integration and task design
- Protocol implementation (BLE, USB, UART, SPI, I2C, CAN)
- Bootloader and OTA secure update mechanisms
- Bring-up support and errata documentation
- Watchdog timer, stack overflow detection, assert/log/recover patterns

---

#### Mechanical Engineer
**Authority:** Enclosure design, tolerances, thermal management, DFM review
**Gate:** NON-BLOCKING; DFM sign-off required before EVT build (shared gate with Manufacturing Engineer)
**Spawning:** Collaborative with Industrial Designer (form intent) and Electrical Engineer (PCB fit)

Restrictions:
- No EVT build without Manufacturing Engineer DFM sign-off
- No geometry lock without Industrial Designer approval
- No IP rating claim without validated sealing design
- Thermal analysis required before EVT for components >500mW dissipation

Responsibilities:
- Enclosure design and 3D geometry (wall thickness, draft angles, snap features)
- Tolerance stack-up analysis (worst-case and RSS)
- Thermal management and junction temperature verification
- Assembly design and sequence documentation
- GD&T and engineering drawing production
- DFM review with Manufacturing Engineer before tooling

---

#### Hardware Security Engineer
**Authority:** Secure boot, hardware root of trust, tamper resistance, cryptographic hardware, provisioning
**Gate:** BLOCKING for production builds; must sign off on secure boot, provisioning architecture, and debug policy
**Spawning:** Collaborative with Electrical Engineer (silicon selection) and Firmware Engineer (secure boot implementation)

Restrictions:
- No production build without secure boot signed off
- No CM engagement without provisioning architecture defined
- Threat model required before architecture sign-off

Responsibilities:
- Hardware-specific threat modeling (physical access, side-channel, supply chain)
- Secure boot chain design (ROM → bootloader → application signature verification)
- Cryptographic hardware selection and integration (TPM, secure element, hardware crypto accelerator)
- Debug interface security (JTAG/SWD authentication, disable strategy)
- Provisioning architecture and secure key injection at CM
- Tamper detection and response design
- Full system threat model coordination with Security Reviewer

---

#### Manufacturing Engineer
**Authority:** DFM/DFA review, CM selection, build management, production test, yield optimization
**Gate:** BLOCKING — Nothing goes to CM without Manufacturing Engineer DFM sign-off
**Spawning:** Collaborative with all Hardware Council members

Restrictions:
- No prototype build without DFM sign-off from this role
- No DVT without EVT issues resolved
- No MP ramp without PVT passed at yield target
- All test results logged per serial number

Responsibilities:
- DFM/DFA review for mechanical, PCB, and assembly designs
- Contract manufacturer selection and qualification
- EVT/DVT/PVT build management at the CM
- Production test strategy (ICT, functional test, end-of-line test)
- Yield analysis and failure mode root cause
- MP readiness sign-off

---

#### Supply Chain Specialist
**Authority:** BOM sourcing, component lead times, risk assessment, alternate qualification, inventory planning
**Gate:** BLOCKING for BOM lock — No components proceed without Supply Chain Specialist availability confirmation
**Spawning:** Collaborative with Electrical Engineer (component selection) and Hardware PM (timeline planning)

Restrictions:
- No BOM lock without Supply Chain Specialist confirmation
- No CM design sharing without NDA in place
- No PVT build without buffer stock plan for Critical and High risk components

Responsibilities:
- BOM sourcing at target volumes and dates
- Supply risk assessment (single-source, long-lead, allocation-risk, EOL)
- Alternate source qualification and pricing
- BOM cost management and volume-tier negotiation
- Contract manufacturer commercial management (NDA, MSA, PO, payment terms)
- Inventory planning and buffer stock strategy for long-lead items
- Tariff and trade compliance (HTS codes, country of origin, controlled item review)

---

#### Certification Specialist
**Authority:** Regulatory certification strategy, pre-compliance testing, market submissions, compliance documentation
**Gate:** BLOCKING — No PVT without regulatory clearances in hand
**Spawning:** Collaborative with Electrical Engineer (EMC design) and Firmware Engineer (software-defined radio)

Restrictions:
- Regulatory strategy must be defined before architecture sign-off
- Pre-compliance test required at EVT
- No PVT without certifications in hand (FCC/CE/UL as applicable)

Responsibilities:
- Regulatory strategy and target-market certification definition
- Pre-compliance EMC and safety testing coordination
- Test lab selection and submission management
- Technical Construction File and Declaration of Conformity preparation
- FCC, CE, UL, RoHS, REACH, WEEE compliance verification
- Encryption export control assessment (EAR/ECCN classification)
- Certification timeline tracking and risk escalation

---

### Delivery Council

#### Technical Writer
**Authority:** Documentation quality and completeness
**Gate:** NON-BLOCKING for development but BLOCKING for client delivery
Expand All @@ -178,6 +431,7 @@ Responsibilities:
- User guides and onboarding materials
- Internal knowledge base maintenance
- Release notes
- Compliance documentation (for hardware products)

---

Expand All @@ -192,6 +446,8 @@ Responsibilities:
- Automated test suite management
- Regression testing
- Client acceptance support
- LLM eval golden set management (for AI-powered features)
- Latency benchmarking and performance gate ownership

---

Expand Down Expand Up @@ -219,18 +475,21 @@ Responsibilities:

## Governance Matrix

| Action | Account Lead | Creative Director | Solution Architect | Blockchain Engineer | QA Specialist | Security Reviewer | GitHub & VC Specialist |
|--------|-------------|-------------------|--------------------|---------------------|---------------|-------------------|------------------------|
| Client brief sign-off | REQUIRED | — | — | — | — | — | — |
| Design direction | Informed | REQUIRED | — | — | — | — | — |
| Architecture approval | Informed | — | REQUIRED | Informed | — | — | — |
| Design handoff | Informed | Approved | — | — | — | — | — |
| Contract deployment (testnet) | Informed | — | Informed | REQUIRED | — | — | — |
| Contract deployment (mainnet) | Informed | — | Informed | REQUIRED | REQUIRED | REQUIRED | Informed |
| Code merge | — | — | Informed | — | REQUIRED | REQUIRED | Informed |
| Client delivery | REQUIRED | Approved | Approved | — | REQUIRED | REQUIRED | REQUIRED (VC health) |
| Sprint start | Informed | — | — | — | — | — | REQUIRED (branch audit) |
| Release / tag | Informed | — | Informed | — | REQUIRED | REQUIRED | REQUIRED |
| Action | Product Manager | Account Lead | Solution Architect | Security Reviewer | QA Specialist |
|--------|-------------|-------------------|--------------------|---------------------|---------------|
| Client brief sign-off | Informed | REQUIRED | — | — | — |
| Design direction | Directs | Informed | — | — | — |
| Architecture approval | Directs | Informed | REQUIRED | — | — |
| Contract deployment (testnet) | Informs | Informed | Informed | — | — |
| Contract deployment (mainnet) | Informs | Informed | Informed | REQUIRED | REQUIRED |
| Code merge | Directs gate | — | Informed | REQUIRED | REQUIRED |
| Client delivery | Directs | REQUIRED | Approved | REQUIRED | REQUIRED |
| Sprint start | Directs | Informed | — | — | — |
| Release / tag | Directs | Informed | Informed | REQUIRED | REQUIRED |

**Key:** REQUIRED = must sign off before action; ADVISORY = informs decision but does not block; Directs = PM routes work; Informs = kept in loop; — = not involved

---

## Escalation Path

Expand Down
Loading