Skip to content

Commit 6c9808e

Browse files
author
Chinmaya Sameeru
committed
Fix MISRA C 2012 Rule 9.3 violation in SMP configuration
Change partial array initialization from { pdFALSE } to { 0 } for xYieldPendings array, matching the same fix pattern used in PR #973 for mpu_wrappers_v2.c. pdFALSE is defined as ((BaseType_t)0), so behavior is unchanged. Fixes #1491
1 parent 8be86d4 commit 6c9808e

1 file changed

Lines changed: 1 addition & 1 deletion

File tree

tasks.c

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -507,7 +507,7 @@ PRIVILEGED_DATA STATIC volatile TickType_t xTickCount = ( TickType_t ) configINI
507507
PRIVILEGED_DATA STATIC volatile UBaseType_t uxTopReadyPriority = tskIDLE_PRIORITY;
508508
PRIVILEGED_DATA STATIC volatile BaseType_t xSchedulerRunning = pdFALSE;
509509
PRIVILEGED_DATA STATIC volatile TickType_t xPendedTicks = ( TickType_t ) 0U;
510-
PRIVILEGED_DATA STATIC volatile BaseType_t xYieldPendings[ configNUMBER_OF_CORES ] = { pdFALSE };
510+
PRIVILEGED_DATA STATIC volatile BaseType_t xYieldPendings[ configNUMBER_OF_CORES ] = { 0 };
511511
PRIVILEGED_DATA STATIC volatile BaseType_t xNumOfOverflows = ( BaseType_t ) 0;
512512
PRIVILEGED_DATA STATIC UBaseType_t uxTaskNumber = ( UBaseType_t ) 0U;
513513
PRIVILEGED_DATA STATIC volatile TickType_t xNextTaskUnblockTime = ( TickType_t ) 0U; /* Initialised to portMAX_DELAY before the scheduler starts. */

0 commit comments

Comments
 (0)