You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Copy file name to clipboardExpand all lines: docs/documentation/amr_action_plan.md
+30Lines changed: 30 additions & 0 deletions
Display the source diff
Display the rich diff
Original file line number
Diff line number
Diff line change
@@ -226,6 +226,36 @@ possible while AMR aborts on the target machine at 1 rank, and every increment b
226
226
on a compiler that does not reproduce it. It also means the ladder should add a CCE arm as soon as one
227
227
exists, or the same class of breakage will keep accumulating undetected.
228
228
229
+
## 2026-09-04 (69) — GOAL v2: gated increments get PUSHED the session they pass; the three statements become the scorecard, not the gate
230
+
231
+
The goal document (amr-bench/notes/GOAL.md, v1 kept as GOAL_v1_superseded.md) is restructured on the user's instruction.
232
+
The horizon is unchanged -- exascale readiness with weak scaling at the SOTA bar and a credible per-GPU overhead -- but
233
+
the operating rule now reads: **every increment that is gated is pushed in the session it passes, and nothing waits for
234
+
the horizon.** up/mega stays shippable at all times (PR #1628 mergeable, goldens green, oracle green, a ledger entry
235
+
naming the measurement). A half-finished statement is no longer a reason to hold a finished increment.
236
+
237
+
An increment is pushable when: it builds on the local bar and on CPU; the 70 AMR goldens pass with none regenerated and
238
+
the np=2 oracle's families balance with both seed controls aborting; the identity gate appropriate to THAT change is
239
+
stated and run (bit-identity where it must hold, tolerance plus conservation where ownership moves and it cannot);
240
+
behavior changes ride behind a default-off flag until a measured A/B and the CCE/NVHPC lanes say otherwise; and an
241
+
independent reviewer has checked the claim before it is written. **Negative results are deliverables**: a falsified
242
+
design (the device-side pools), a bounded one (load balance at 0.3-0.4 s/step of the 1.4 needed), or a retracted finding
243
+
(the restart-metadata padding) is pushed as a ledger entry so nobody pays for it twice.
244
+
245
+
Two rules of evidence were added from today's failures, and they are in the goal text rather than in my memory: a
246
+
measurement exists only if THIS job's own line is in the log (an exit state plus a plausible-looking file is not
247
+
evidence -- that is how a stale September-2 log became a "redone" rung); and before believing a difference a tool
248
+
reports, confirm the tool's format assumption matches the file (that is how a mixed int32/real record stream read as
249
+
flat float64 became a six-NaN "bug"). A third is operational: check for idle partitions before queuing -- the 8/node
250
+
partition being saturated is not a reason to stop measuring, which is what cost most of today's throughput until the
251
+
user pointed at MI210.
252
+
253
+
The pre-registered falsifiers are updated with what actually fired: batching left the excess at ~1.4 s/step with the
254
+
exchange rows 78-92% wait, so host-staged exchanges ARE the real Phase 2; the GPU doubling stayed above the bar at
255
+
4/node without Task 9 while regrid was the flattest row, so the regrid attribution is incomplete in direction though the
256
+
formal test waits on 8/node with Task 9; and load imbalance is bounded rather than taken, replayed offline before any
257
+
code is written.
258
+
229
259
## 2026-09-04 (68) — A GPU LADDER AT LAST (MI210, 4 GPUs/node): 1.202x then 1.248x, physics flat, and 93% of the growth is time inside MPI calls -- split ~51/49 between the base-grid halo and AMR's own exchanges
230
260
231
261
The 8-GPU/node partition was saturated all day, so the ladder ran on MI210 (mi2104x, gfx90a -- the binaries' own target)
0 commit comments