Repository navigation
refactor(recipe)!: backport vrnvl72 rename to r0.7.0 (#6419) - #6436
Merged
Merged
Conversation
Contributor
|
Automatic Claude reviews have been retired. To request a pull-request review, post a comment containing: Add |
This branch was successfully deployed
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Backport of #6419 to
r0.7.0, cherry-picked fromb1bb0a97ec5aad323eb2dd666e3f69aaebc1daffwithout conflicts. The backport patch ID matches the merged source commit.Renames the Vera Rubin NVL72 GPU type and performance recipes from
vr200tovrnvl72. Existing--gpu vr200and_vr200_CLI recipe names remain deprecated aliases. Direct Python imports of the old modules and recipe functions must migrate to the new names.Validation:
uv run --no-project --with pre-commit pre-commit run --all-files. Standard project execution is blocked by the uninitialized Megatron-Core submodule in the isolated worktree.test_known_cross_package_collisions_have_explicit_benchmark_precedencealso fails on the unchangedr0.7.0baseline with the same unregisterednemotron_3_super_pretrain_64gpu_gb200_bf16_configcollision.git diff --cached --checkpassed.