shartid CSR #20
|
Hello, |
Replies: 3 comments 2 replies
|
We just add this csr to avoid ecall to m-mode to get hartid, @matthewgui could you provide more details |
|
hello, @aousherovitch-tt
Because we use plic as interrupt controller,its claim register is percpu context(https://github.com/riscv/riscv-plic-spec/blob/master/riscv-plic.adoc#2-memory-map), so core hartid is needed.
yes, optee core code is relying on core id, which is determined by the optee framework, in our current hardware environment, using hartid is convenient for us. |
hello, @aousherovitch-tt
Because we use plic as interrupt controller,its claim register is percpu context(https://github.com/riscv/riscv-plic-spec/blob/master/riscv-plic.adoc#2-memory-map), so core hartid is needed.