Skip to content

JLC reported issue with trace near PCB edge #1

Open
Open
JLC reported issue with trace near PCB edge#1

Description

@Manawyrm
Manawyrm
opened on Mar 26, 2021

Kenny Stier reported:
photo5111735858427439322

This'll probably be fixed by resubmitting (maybe without impedance control), but updated gerbers (if possible) would be ideal.

Activity

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Type

    No type

    Projects

    No projects

      Milestone

      No milestone

      Relationships

      None yet

      Development

      No branches or pull requests

      Issue actions