Skip to content
View jr7source's full-sized avatar

Block or report jr7source

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. BasebandProcessor BasebandProcessor Public

    An 8-bit basebandband processor for Xilinx Artyx S7 FPGA

    SystemVerilog

  2. Sigma-Delta_ADC Sigma-Delta_ADC Public

    A Sigma-Delta LVDS comparator-based ADC core. Sigma-Delta LVDS Analog-to-Digital Signal Converter (8 Bit ADC, 10 bit ADC).

    1 1

  3. SRAM SRAM Public

    Verilog

  4. Infrared_Signal_Decoder Infrared_Signal_Decoder Public

    Infrared Decoder developed for GOW1N FPGA LV9QN88P C6/I5 in Verilog

    Verilog 1