Skip to content

源码e203_soc_top.v缺少`include "e203_defines.v" 头文件,modelsim环境下仿真报错 #51

Description

@begin666

run -all

ITCM 0x00: 340510730001aa0d

ITCM 0x01: ff85051300002517

ITCM 0x02: 01f5222301e52023

ITCM 0x03: 040f416334202f73

ITCM 0x04: 4fa507ff02634fa1

ITCM 0x05: 0c634fad05ff0f63

ITCM 0x06: 0bff05634f8505ff

ITCM 0x07: 4f9d0dff00634f95

ITCM 0x16: 2f03f52505130000

ITCM 0x20: 2f8300052f03f065

!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!

** Warning: (vsim-PLI-8496) ./uvm/e203/general/sirv_gnrl_xchecker.v(44): $fatal : Argument number 1 is invalid. Expecting 0, 1, or 2. Using default value of 1

** Fatal:

Error: Oops, detected a X value!!! This should never happen.

Time: 17410 ns Started: 17410 ns Scope: tb_top.u_e203_soc_top.u_e203_subsys_top.u_e203_subsys_main.u_e203_cpu_top.u_e203_cpu.u_e203_dtcm_ctrl.u_sram_icb_ctrl.u_sirv_1cyc_sram_ctrl.u_e1_stage.dp_gt_0.vld_dfflr.sirv_gnrl_xchecker.CHECK_THE_X_VALUE File: ./uvm/e203/general/sirv_gnrl_xchecker.v Line: 44

** Note: $finish : ./uvm/e203/general/sirv_gnrl_xchecker.v(44)

Time: 17410 ns Iteration: 1 Instance: /tb_top/u_e203_soc_top/u_e203_subsys_top/u_e203_subsys_main/u_e203_cpu_top/u_e203_cpu/u_e203_dtcm_ctrl/u_sram_icb_ctrl/u_sirv_1cyc_sram_ctrl/u_e1_stage/dp_gt_0/vld_dfflr/sirv_gnrl_xchecker/CHECK_THE_X_VALUE

源码e203_soc_top.v缺少include "e203_defines.v" 头文件 modelsim环境报错内容如上,添加include "e203_defines.v"就可以PASS

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Type

    No type

    Projects

    No projects

      Milestone

      No milestone

      Relationships

      None yet

      Development

      No branches or pull requests

      Issue actions