RTL to GDS II flow for a custom "Oven FSM" ASIC design utilising Qflow, an Open Source Physical Design toolchain.
-
Updated
Aug 3, 2024 - Verilog
RTL to GDS II flow for a custom "Oven FSM" ASIC design utilising Qflow, an Open Source Physical Design toolchain.
To associate your repository with the asicflow topic, visit your repo's landing page and select "manage topics."