Design Space Exploration of bandwidth and latency constraints in SIMD neural accelerators using the Roofline model. Analyzes how memory bottlenecks impact EDP, GOPS, stall cycles, and hardware utilization through automated RTL synthesis with Python and industry-standard EDA tools.
simd rtl design-space-exploration systemverilog computer-architecture hardware-synthesis roofline-model edge-ai asic-design neural-accelerator energy-delay-product matrix-vector-unit
-
Updated
Sep 28, 2026 - Python