Replies: 2 comments 2 replies
|
Was this test done with the default 50hz (20ms) loop speed, or with a faster loop speed configured? |
2 replies
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment


Uh oh!
There was an error while loading. Please reload this page.
Quick record of some write-to-read latency checkout I did. I wired the signal pins together on smartio ports 0/1, 2/3, and 4/5.
I ran the code in this testcase on alpha 4.
A quick screenshot of the results - looks like 10-20ms of delay, with some variation in that range.
Punchline: As of this release, from the time the pin is physically toggled to the time it's read in code could be between 10ms to 20ms.
Per some discord discussion, this is known to be longer than the RIO's io processing latency. I don't see an inherent problem here and I think there's some improvements, but just tossing the result out for a current snapshot.
All reactions